A storage-node-boosted RAM with word line delay compensation
- 1 January 1982
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A dynamic RAM architecture, storing 1.7VDDfor '1' level in the cell without any boosted clocks and eliminating the word line delay by means of a pulsed cell plate, will be described.Keywords
This publication has 0 references indexed in Scilit: