An interactive two-level architecture for a memory network pattern classifier
- 1 August 1990
- journal article
- Published by Elsevier in Pattern Recognition Letters
- Vol. 11 (8) , 537-540
- https://doi.org/10.1016/0167-8655(90)90022-t
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- An analysis of discriminatory mechanisms in frequency-weighted memory array pattern classifiersPattern Recognition, 1989
- Approach to performance optimisation in frequency-weighted memory network pattern classifiersElectronics Letters, 1987
- Recent advances in error rate estimationPattern Recognition Letters, 1986
- Performance comparisons in hierarchical architectures for memory network pattern classifiersPattern Recognition Letters, 1986
- Configuration selection for two-layer memory network pattern classifiersElectronics Letters, 1985
- A two-layer memory network architecture for a pattern classifierPattern Recognition Letters, 1983
- Bibliography on estimation of misclassificationIEEE Transactions on Information Theory, 1974