Synthesis of optimal 1-hot coded on-chip controllers for BIST hardware
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present a procedure for merging on-chip controllers for BIST (built-in self-test) circuitry to reduce hardware overhead. Instead of starting with one minimal state assignment and then performing state, input, and output encoding, one picks the 1-hot code state assignment and implicitly searches the space of minimum prime compatible state covers to obtain an optimal merged controller. This procedure uses knowledge of the greatest lower bounds on states, arcs, next-state, and the output logic of the merged controller to prune the search space.<>Keywords
This publication has 5 references indexed in Scilit:
- Synthesis of optimal 1-hot coded on-chip controllers for BIST hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MUSTANG: state assignment of finite state machines targeting multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Knowledge-Based System for Designing Testable VLSI ChipsIEEE Design & Test of Computers, 1985
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984