HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- HIST: A METHODOLOGY FOR THE AUTOMATIC INSERTION OF A HIERARCHICAL SELF TESTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A high-level EDA environment for the automatic insertion of HD-BIST structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A distributed BIST control scheme for complex VLSI devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An IEEE 1149.1 based test access architecture for ICs with embedded coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementing macro test in silicon compiler designIEEE Design & Test of Computers, 1990