Self-timed precharge latch
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 566-569 vol.1
- https://doi.org/10.1109/iscas.1990.112122
Abstract
The use of a self-timed precharge latch (STPL) is proposed for the design of self-timed systems based on the four-cycle and two-cycle handshaking protocols. The techniques allow different data to be stored and computed in consecutive pipeline stages simultaneously without using a conventional data register. The techniques allow the propagation of data across the pipeline stage in a fast domino manner, parallel with the handshaking signals. The variable-length FIFOs designed using these techniques result in a significant reduction in silicon area and fall-through delay compared with those designed based on other techniques.<>Keywords
This publication has 8 references indexed in Scilit:
- A self-timed wavefront array multiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Asynchronous processor design for digital signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic synthesis of asynchronous circuits from high-level specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- VLSI implementation of a variable-length pipeline scheme for data-driven processorsIEEE Journal of Solid-State Circuits, 1989
- An elastic pipeline mechanism by self-timed circuitsIEEE Journal of Solid-State Circuits, 1988
- Self: a self-timed systems design techniqueElectronics Letters, 1987
- Design procedures for differential cascode voltage switch circuitsIEEE Journal of Solid-State Circuits, 1986
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984