Automatic test pattern generation on parallel processors
- 1 December 1991
- journal article
- Published by Elsevier in Parallel Computing
- Vol. 17 (12) , 1323-1342
- https://doi.org/10.1016/s0167-8191(05)80001-8
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A parallel branch and bound algorithm for test generationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Logic verification algorithms and their parallel implementationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A randomized parallel backtracking algorithmIEEE Transactions on Computers, 1988
- Parallel depth first search. Part II. AnalysisInternational Journal of Parallel Programming, 1987
- Parallel depth first search. Part I. ImplementationInternational Journal of Parallel Programming, 1987
- DIB—a distributed implementation of backtrackingACM Transactions on Programming Languages and Systems, 1987
- Coping with Anomalies in Parallel Branch-and-Bound AlgorithmsIEEE Transactions on Computers, 1986
- Anomalies in parallel branch-and-bound algorithmsCommunications of the ACM, 1984
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Polynomially Complete Fault Detection ProblemsIEEE Transactions on Computers, 1975