A parallel branch and bound algorithm for test generation
- 1 March 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (3) , 313-322
- https://doi.org/10.1109/43.46806
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Test generation in a parallel processing environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Experimental evaluation of testability measures for test generation (logic circuits)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Restricted and-Parallel Execution of Logic ProgramsPublished by Springer Nature ,1988
- Parallel depth first search. Part I. ImplementationInternational Journal of Parallel Programming, 1987
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- Effectiveness of heuristics measures for automatic test pattern generationPublished by Association for Computing Machinery (ACM) ,1986
- Multiprocessing of Combinatorial Search ProblemsComputer, 1985
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983