The design of the microarchitecture of UltraSPARC-I
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 83 (12) , 1653-1663
- https://doi.org/10.1109/5.476081
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Acase For Two-way Skewed-associative CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The visual instruction set (VIS) in UltraSPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Partners in platform designIEEE Spectrum, 1995
- Exploring configurations of functional units in an out-of-order superscalar processorPublished by Association for Computing Machinery (ACM) ,1995
- Next cache line and set predictionPublished by Association for Computing Machinery (ACM) ,1995
- Branch prediction for freePublished by Association for Computing Machinery (ACM) ,1993
- The superblock: An effective technique for VLIW and superscalar compilationThe Journal of Supercomputing, 1993
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- Instruction issue logic for high-performance, interruptable pipelined processorsPublished by Association for Computing Machinery (ACM) ,1987
- Implementation of precise interrupts in pipelined processorsACM SIGARCH Computer Architecture News, 1985