An ultralow-power UHF transceiver integrated in a standard digital CMOS process: architecture and receiver
- 1 March 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 36 (3) , 452-466
- https://doi.org/10.1109/4.910484
Abstract
A broad range of high-volume consumer applications require low-power battery-operated wireless microsystems and sensors. These systems should conciliate a sufficient battery lifetime with reduced dimensions, low cost, and versatility. Their design highlights the tradeoff between performance, lifetime, cost, and power consumption. Also, special circuit and design techniques are needed to comply with the reduced supply voltage (down to 1 V, for single battery cell operation). These considerations are illustrated by the design of a prototype receiver chip realized in a standard 0.5-/spl mu/m digital CMOS process with 0.6-V threshold voltage. The chip is dedicated to a distributed sensors network and is based on a direct-conversion architecture. The circuit operates at 1-V power supply in the 434-MHz European ISM band and consumes only 1 mW in receive mode. It achieves a -95 dBm sensitivity for a data rate of 24 kb/s.Keywords
This publication has 22 references indexed in Scilit:
- A 1 V 5/sup th/-order Bessel filter dedicated to digital standard processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architectures and circuits for RF CMOS receiversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analysis of flicker noise rejection in low-power and low-voltage CMOS mixersIEEE Journal of Solid-State Circuits, 2001
- Tradeoffs and design of an ultra low power UHF transceiver integrated in a standard digital CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Noise in RF-CMOS mixers: a simple physical modelIEEE Journal of Solid-State Circuits, 2000
- Low-IF topologies for high-performance analog front ends of fully integrated receiversIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
- Design considerations for direct-conversion receiversIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- A 2.7-V 900-MHz CMOS LNA and mixerIEEE Journal of Solid-State Circuits, 1996
- An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applicationsAnalog Integrated Circuits and Signal Processing, 1995
- Direct-conversion radio transceivers for digital communicationsIEEE Journal of Solid-State Circuits, 1995