Design for Verification of SystemC Transaction Level Models
- 1 April 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15301591,p. 560-565
- https://doi.org/10.1109/date.2005.112
Abstract
Transaction level modeling allows several SoC design architectures to be explored, leading to better performance and easier verification of the final product. We present an approach to design and verify SystemC models at the transaction level. We integrate the verification as part of the design-flow. In this approach, we first model both the design and the properties (written in PSL - Property Specification Language) in UML. Then, we translate them into an intermediate format modeled by abstract state machines (ASM). The ASM model is used to generate an FSM of the design including the properties. Checking the correctness of the properties is performed on-the-fly while generating the state machine. Finally, we translate the verified design to SystemC and map the properties to a set of assertions (as monitors in C#) that can be re-used to validate the design at lower levels through simulation. We illustrate our approach on two case studies, the PCI bus standard and a generic master/slave architecture from the SystemC library.Keywords
This publication has 4 references indexed in Scilit:
- Application of UML for hardware design based on design process modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Object-oriented modeling and synthesis of SystemC specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Validating the PSL/Sugar Semantics Using Automated ReasoningFormal Aspects of Computing, 2003
- YAML: a tool for hardware design visualization and capturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002