Formal verification using parametric representations of Boolean constraints

This publication has 7 references indexed in Scilit:

• A unified framework for the formal verification of sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Combining theorem proving and trajectory evaluation in an industrial environment
  Published by Association for Computing Machinery (ACM) ,1998
• Symbolic trajectory evaluation
  Published by Springer Nature ,1997
• Formal verification by symbolic evaluation of partially-ordered trajectories
  Formal Methods in System Design, 1995
• Efficient symbolic simulation-based verification using the parametric form of Boolean expressions
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990