A hierarchical floor-planning, placement, and routing tool for sea-of-gates designs
- 1 January 1989
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Analysis of Placement Procedures for VLSI Standard Cell LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- An industrial world channel router for non-rectangular channelsPublished by Association for Computing Machinery (ACM) ,1986
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Lee Path Connection AlgorithmIEEE Transactions on Computers, 1974