Timing optimization of combinational logic

This publication has 5 references indexed in Scilit:

• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Delay optimization of combinational static CMOS logic
  Published by Association for Computing Machinery (ACM) ,1987
• Synthesis and Optimization of Multilevel Logic under Timing Constraints
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• LSS: A system for production logic synthesis
  IBM Journal of Research and Development, 1984