Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits
- 1 September 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 6 (5) , 751-765
- https://doi.org/10.1109/tcad.1987.1270319
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Timing Influenced Layout DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Optimization by Simulated AnnealingScience, 1983
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974