A methodology for correct-by-construction latency insensitive design

This publication has 21 references indexed in Scilit:

• An overview of D-I algebra
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Latency Insensitive Protocols
  Published by Springer Nature ,1999
• Post-layout optimization for deep submicron design
  Published by Association for Computing Machinery (ACM) ,1996
• Asynchronous Circuit Design: Motivation, Background, & Methods
  Published by Springer Nature ,1995
• A methodology and algorithms for post-placement delay optimization
  Published by Association for Computing Machinery (ACM) ,1994
• A formal approach to designing delay-insensitive circuits
  Distributed Computing, 1991
• A formal model for defining and classifying delay-insensitive circuits and systems
  Distributed Computing, 1986
• Codex
  IEEE Software, 1984
• An Efficient Algorithm for Exploiting Multiple Arithmetic Units
  IBM Journal of Research and Development, 1967