An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors

This publication has 5 references indexed in Scilit:

• IBM RISC chip design methodology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• BooleDozer: Logic synthesis for ASICs
  IBM Journal of Research and Development, 1996
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• An Improved Min-Cut Algonthm for Partitioning VLSI Networks
  IEEE Transactions on Computers, 1984
• An Efficient Heuristic Procedure for Partitioning Graphs
  Bell System Technical Journal, 1970