Design tools for 3-D integrated circuits
- 27 August 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reporting of standard cell placement resultsPublished by Association for Computing Machinery (ACM) ,2001
- System-level performance evaluation of three-dimensional integrated circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Can recursive bisection alone produce routable placements?Published by Association for Computing Machinery (ACM) ,2000
- Hypergraph-partitioning-based decomposition for parallel sparse-matrix vector multiplicationIEEE Transactions on Parallel and Distributed Systems, 1999
- Copper Wafer BondingElectrochemical and Solid-State Letters, 1999
- Algorithms for VLSI Physical Design AutomationPublished by Springer Nature ,1993
- GORDIAN: VLSI placement by quadratic programming and slicing optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Hierarchical Wire RoutingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983