An out-of-order three-way superscalar multimedia floating-point unit
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 94-95
- https://doi.org/10.1109/isscc.1999.759136
Abstract
The AMD-K7/sup TM/ floating point unit is implemented as an out-of-order coprocessor responsible for executing all x86 FPU, MMX/sup TM/, and AMD 3DNoW!/sup TM/ instructions. The FPU interfaces to the AMD-K7 core, which sends it instructions, load data, and guides the retirement of instructions. The FPU sends store data and completion status back to the core. The FPU contains 2.4 M transistors on a 10.5/spl times/2.6 mm/sup 2/ die in a 0.25 /spl mu/m process. A micrograph of the FPU is shown.Keywords
This publication has 3 references indexed in Scilit:
- Flow-through latch and edge-triggered flip-flop hybrid elementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 600 MHz superscalar RISC microprocessor with out-of-order executionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMD 3DNow! technology: architecture and implementationsIEEE Micro, 1999