Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units
- 1 December 1961
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electronic Computers
- Vol. EC-10 (4) , 691-698
- https://doi.org/10.1109/tec.1961.5219274
Abstract
After a very brief summary of the various well-known methods of expediting carry-propagation in binary arithmetic units, the paper discusses and develops the ``anticipated-carry'' or ``carry-skip'' technique originally due in decimal form to Babbage, much used in mechanical calculators and lately revived for use in binary units. Various degrees of refinement are possible. It appears that for a given expenditure, the technique results in a unit which is simpler and faster than those using one of the other techniques. Conversely in order to attain a given speed with given circuit elements, the skip technique appears to minimize the equipment requirement among the known speed-up techniques.Keywords
This publication has 6 references indexed in Scilit:
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- A Note on the Simultaneous-Carry-Generation System for High-Speed AddersIEEE Transactions on Electronic Computers, 1960
- Conditional-Sum Addition LogicIEEE Transactions on Electronic Computers, 1960
- Parallel addition in digital computers: a new fast ‘carry’ circuitProceedings of the IEE - Part B: Electronic and Communication Engineering, 1959
- A One-Microsecond Adder Using One-Megacycle CircuitryIEEE Transactions on Electronic Computers, 1956
- Fast Carry Logic for Digital ComputersIEEE Transactions on Electronic Computers, 1955