A new implant-through-contact method for fabricating high-voltage TFTs
- 1 July 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 9 (7) , 347-349
- https://doi.org/10.1109/55.739
Abstract
A process to fabricate offset-gate thin-film transistors for high-voltage (i.e. >60-V) large-area applications is demonstrated. In contrast to the conventional method where an additional masking step is applied to mask the channel and the offset regions, the n/sup +/ source-drain implant is performed in the present process only after contact is open, and is therefore self-aligned to the contact. The offset-gate transistors are achieved by proper transistor layout where the contact-to-gate distance equals the designed n/sup +/-to-gate offset. In addition to saving one masking count as compared with the conventional method, the implant-through-contact method also features a self-aligned field-plant structure and smaller transistor layout area.Keywords
This publication has 4 references indexed in Scilit:
- Fabrication of High Voltage Polysilicon TFT's on an InsulatorJournal of the Electrochemical Society, 1986
- High-voltage silicon thin film transistor on quartzIEEE Electron Device Letters, 1982
- Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technologyIEEE Transactions on Electron Devices, 1982
- Relation between oxide thickness and the breakdown voltage of a planar junction with field relief electrodeIEEE Transactions on Electron Devices, 1979