Crossbar-Multi-Processor Architecture
- 1 January 1990
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Design And Performance Of A Coherent Cache For Parallel Logic Programming ArchitecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Multi-level Shared Caching Techniques For Scalability In VMP-MCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Adaptive Backoff Synchronization TechniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An evaluation of directory schemes for cache coherencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Wisconsin Multicube: a new large-scale cache-coherent multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Aquarius-IIU systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A two-tier memory architecture for high-performance multiprocessor systemsPublished by Association for Computing Machinery (ACM) ,1988
- Multiprocessor cache synchronization: issues, innovations, evolutionACM SIGARCH Computer Architecture News, 1986
- Using cache memory to reduce processor-memory trafficPublished by Association for Computing Machinery (ACM) ,1983
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978