Switch-level timing simulation of bipolar ECL circuits

This publication has 12 references indexed in Scilit:

• Delay modeling and timing of bipolar digital circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Bisim: a simulator for custom ECL circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Bipolar timing modeling including interconnects based on parametric correction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Overshoot-controlled RLC interconnections
  IEEE Transactions on Electron Devices, 1991
• Modeling and simulation of interconnection delays and crosstalks in high-speed integrated circuits
  IEEE Transactions on Circuits and Systems, 1990
• Advances in bipolar VLSI
  Proceedings of the IEEE, 1990
• Future high performance ECL microprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Influence of device parameters on the switching speed of BiCMOS buffers
  IEEE Journal of Solid-State Circuits, 1989
• Simple formulas for two- and three-dimensional capacitances
  IEEE Transactions on Electron Devices, 1983
• Large-Signal Behavior of Junction Transistors
  Proceedings of the IRE, 1954