Delay modeling and timing of bipolar digital circuits

This publication has 6 references indexed in Scilit:

• Switch-Level Logic Simulation of Digital Bipolar Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• A Switch-Level Model and Simulator for MOS Digital Systems
  IEEE Transactions on Computers, 1984
• Design Aids for the Simulation of Bipolar Gate Arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Implication algorithms for MOS switch level functional macromodeling implication and testing
  Published by Association for Computing Machinery (ACM) ,1982
• A unified switching theory with applications to VLSI design
  Proceedings of the IEEE, 1982
• Depth-First Search and Linear Graph Algorithms
  SIAM Journal on Computing, 1972