A unified switching theory with applications to VLSI design
- 1 January 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 70 (10) , 1140-1151
- https://doi.org/10.1109/PROC.1982.12446
Abstract
Classical switching theory is shown to have deficiencies when applied to the analysis and design of MOS VLSI circuits. A new logic design methodology called CSA theory is described here which overcomes many of these deficiencies. It is based on three primitive component types: connectors that perform wired-logic operations, switches representing controlled connectors, and attenuators representing resistive load devices. Four basic types of logic values are recognized: Boolean 0 and 1 values, unknown or indeterminate U values, and the high-impedance state Z. The number of logic values can be increased systematically to improve modeling accuracy using a concept of logical strength, which corresponds to current drive capability in analog circuits. It is shown that both the behavior and layout of most types of MOS logic circuits, including contact, gate, and nonclassical mixed circuits, can be treated in a uniform and rigorous manner using CSA network models with either four or seven logic values. The use of a digital charge-storage element called a well to represent sequential behavior is examined. CSA theory is applied to two VLSI design issues, inverter synthesis and fault simulation.Keywords
This publication has 8 references indexed in Scilit:
- A Fault Simulation Methodology for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Accurate Logic Simulation Models for TTL Totempole and MOS Gates and Tristate DevicesBell System Technical Journal, 1981
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical ResultsIEEE Transactions on Computers, 1978
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- A Direct Method of Computing the GNAF of an IntegerIEEE Transactions on Computers, 1975
- A symbolic analysis of relay and switching circuitsTransactions of the American Institute of Electrical Engineers, 1938