Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results
- 1 October 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-27 (10) , 911-923
- https://doi.org/10.1109/tc.1978.1674970
Abstract
Metal-oxide-semiconductor (MOS) logic elements offer advantages over bipolar logic elements, such as smaller size, complexity, and power consumption, as well as more flexibility and versatility. Since MOS is playing a major role in large-scale integration (LSI), synthesis of MOS networks with a large number of variables is very important.Keywords
This publication has 9 references indexed in Scilit:
- Minimization of Logic Networks Under a Generalized Cost FunctionIEEE Transactions on Computers, 1976
- Recent Developments in the Theory and Practice of Testable Logic Design*Computer, 1976
- A Direct Method of Computing the GNAF of an IntegerIEEE Transactions on Computers, 1975
- On the Design of Logic Networks with Redundancy and Testability ConsiderationsIEEE Transactions on Computers, 1974
- Synthesis of Diagnosable FET NetworksIEEE Transactions on Computers, 1973
- Easily Testable Realizations ror Logic FunctionsIEEE Transactions on Computers, 1972
- Minimal Negative Gate NetworksIEEE Transactions on Computers, 1972
- Gate-Interconnection Minimization of Switching Networks Using Negative GatesIEEE Transactions on Computers, 1971
- Synthesis of Networks with a Minimum Number of Negative GatesIEEE Transactions on Computers, 1971