Recent Developments in the Theory and Practice of Testable Logic Design*
- 1 June 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 9 (6) , 47-63
- https://doi.org/10.1109/C-M.1976.218613
Abstract
This paper surveys and summarizes the major contributions to the theory and practice of testable logic design. The first part, dealing with the theoretical procedures, discusses the design of easily testable combinational, sequential, and iterative networks, illustrating major techniques with common running examples. The second part comments on the more practical aspects such as board layout, test point siting, and other facilities for easing the problems associated with testing.Keywords
This publication has 33 references indexed in Scilit:
- Test Point Placement to Simplify Fault DetectionIEEE Transactions on Computers, 1974
- Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic FunctionsIEEE Transactions on Computers, 1974
- Automated database-driven digital testingComputer, 1974
- Easily Testable Iterative SystemsIEEE Transactions on Computers, 1973
- A New Representation for Faults in Combinational Digital CircuitsIEEE Transactions on Computers, 1972
- An Improved Bound on the Length of Checking Experiments for Sequential Machines with Counter CyclesIEEE Transactions on Computers, 1972
- Structural Factors in the Fault Diagnosis of Combinational NetworksIEEE Transactions on Computers, 1971
- Fault Detection in Iterative Logic ArraysIEEE Transactions on Computers, 1971
- Fault Diagnosis of Digital Systems - a ReviewComputer, 1971
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967