Performance implications of chipset caches in web servers
- 1 October 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
As Internet usage continues to expand rapidly, careful attention needs to be paid to the design of Internet servers for achieving high performance and end-user satisfaction. In this paper, with the aim of improving memory system performance of Internet servers, we propose and evaluate various design alternatives for "chipset caches", a shared cache layer embedded within a server chipset. Using our trace-based cache simulation framework (CASPER) and SPECweb99 as a representative workload for web servers, we present the performance implications of chipset caches in a front-end dual-processor web server. We start by analyzing the improvement gained by caching the data from processor-initiated requests alone. We study the sensitivity to basic cache parameters (such as cache size and associativity) and also study the impact of prefetching into the chipset cache. We then present the performance implications of routing memory requests initiated by I/O devices through the chipset cache. Finally, we also study the implications of making the chipset cache inclusive. Based on detailed simulation data and its implications on system level performance, this paper shows that chipset caches have significant potential for future Internet servers.Keywords
This publication has 13 references indexed in Scilit:
- Limitations Of Cache Prefetching On A Bus-based MultiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The impact of shared-cache clustering in small-scale shared-memory multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reducing remote conflict misses: NUMA with remote cache versus COMAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The SPLASH-2 programs: characterization and methodological considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving cache performance of network intensive workloadsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Pinnacle: IBM MXT in a memory controller chipIEEE Micro, 2001
- Design and evaluation of a switch cache architecture for CC-NUMA multiprocessorsIEEE Transactions on Computers, 2000
- STiNGPublished by Association for Computing Machinery (ACM) ,1996
- The Stanford Dash multiprocessorComputer, 1992