Performance analysis through synthetic trace generation
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Most research in the area of microarchitectural performance analysis is done using trace-driven simulations. Although trace-driven simulations are fairly accurate, they are both time- and space-consuming which makes them sometimes impractical. Modeling the execution of a computer program by a statistical profile and generating a synthetic benchmark trace from this statistical profile can be used to accelerate the design process. Thanks to the statistical nature of this technique, performance characteristics quickly converge to a steady state solution during simulation, which makes this technique suitable for fast design space explorations. In this paper, it is shown how more detailed statistical profiles can be obtained and how the synthetic trace generation mechanism should be designed to generate syntactically correct benchmark traces. As a result, the performance predictions in this paper are far more accurate than those reported in previous research.Keywords
This publication has 5 references indexed in Scilit:
- Register Traffic Analysis For Streamlining Inter-operation Communication In Fine-grain Parallel ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Reducing state loss for effective trace sampling of superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A framework for statistical modeling of superscalar processor performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Calibration of microprocessor performance modelsComputer, 1998
- Fractal Nature of Software-Cache InteractionIBM Journal of Research and Development, 1983