A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance

This publication has 13 references indexed in Scilit:

• A voltage-controllable linear MOS transconductor using bias offset technique
  IEEE Journal of Solid-State Circuits, 1990
• A ±5-V CMOS analog multiplier
  IEEE Journal of Solid-State Circuits, 1987
• New four-quadrant CMOS analogue multiplier
  Electronics Letters, 1987
• A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation
  IEEE Journal of Solid-State Circuits, 1987
• Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages
  IEEE Journal of Solid-State Circuits, 1986
• A CMOS Four-Quadrant Analog Multiplier
  IEEE Journal of Solid-State Circuits, 1986
• CMOS voltage to current transducers
  IEEE Transactions on Circuits and Systems, 1985
• A high density CMOS process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• A four-quadrant NMOS analog multiplier
  IEEE Journal of Solid-State Circuits, 1982
• A high-performance monolithic multiplier using active feedback
  IEEE Journal of Solid-State Circuits, 1974