A 64-bit microprocessor in 130-nm and 90-nm technologies with power management features
- 3 January 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (1) , 19-27
- https://doi.org/10.1109/JSSC.2004.838022
Abstract
The first two members in a family of 64-bit superscalar microprocessors are presented. The 130-nm processor, which was introduced first, offers 5-way instruction dispatch, support for 4-way integer and floating-point single-instruction multiple-data (SIMD) operations, a 512-kB second level (L2) cache, and a high-speed external bus. The 90-nm processor is a technology remap of the 130-nm design. It retains the features of the 130-nm processor and adds others, including a new power management facility. The architecture, device characteristics, power management, and thermal details of these two processors are described. In addition, the dataflow layout, aspects of the circuit design, clocking, and timing are discussed.Keywords
This publication has 6 references indexed in Scilit:
- PowerPC 970 in 130 nm and 90 nm technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- PowerTune: advanced frequency and power scaling on 64b PowerPC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A high performance 90nm SOI technology with 0.992 μm/sup 2/ 6T-SRAM cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic thermal management for high-performance microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Electrically programmable fuse (eFUSE) using electromigration in silicidesIEEE Electron Device Letters, 2002
- Power4 system design for high reliabilityIEEE Micro, 2002