A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (1) , 114-118
- https://doi.org/10.1109/4.553190
Abstract
This paper proposes a new pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules. With both static and dynamic structures, it has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio. The adder cell is then used to design a pipelined 8×8-b multiplier-accumulator (MAC). In this MAC, a special pipelined structure is designed to reduce the latency. The MAC is fabricated in a 0.8-μm single-poly-double-metal CMOS process. The post-layout simulation shows that the pipelined 1-b full adder can work up to 350 MHz with a 3 V power supply. The whole MAC chip that contains 4200 transistors is measured to operate a 125 MHz using 3.3 V power supplyKeywords
This publication has 7 references indexed in Scilit:
- A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillatorIEEE Journal of Solid-State Circuits, 1993
- A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell designIEEE Journal of Solid-State Circuits, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logicIEEE Journal of Solid-State Circuits, 1987