Low-power CMOS digital design
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (4) , 473-484
- https://doi.org/10.1109/4.126534
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Optimizing resource utilization using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 0.1 mu m CMOS devices using low-impurity-channel transistors (LICT)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Incredible shrinking computersIEEE Spectrum, 1991
- Limitations, Innovations, And Challenges Of Circuits & Devices Into Half-Micron And BeyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- A fully asynchronous digital signal processor using self-timed circuitsIEEE Journal of Solid-State Circuits, 1990
- Breaking the Recursive BottleneckPublished by Springer Nature ,1988
- A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logicIEEE Journal of Solid-State Circuits, 1987
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984
- Design Considerations for Single-Chip Computers of the FutureIEEE Transactions on Computers, 1980