Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!)
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We present a new approach for Field Programmable Gate Array (FPGA) testing that exploits the reprogrammability of FPGAs to create Built-In Self-Test (BIST) logic only during off-line test. As a result, BIST is achieved without any area overhead or performance penalties to the system function implemented by the FPGA. Our approach is applicable to all levels of testing, achieves maximal fault coverage, and all tests are applied at-speed. We describe the BIST architecture used to test all the programmable logic blocks in an FPGA and the configurations required to implement our approach using a commercial FPGA. We also discuss implementation problems caused by CAD tool limitations and limited architectural resources, and we describe techniques which overcome these limitations.Keywords
This publication has 3 references indexed in Scilit:
- Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic BlocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Verification Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1984
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983