Processor architecture driven algorithm optimization for fast 2D-DCT
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a fast two-dimensional (inverse) discrete cosine transform optimized for software implementation on a RISC microprocessor with an integer multiplier-accumulator (MAC) unit. The number of processor cycles as well as computational error is less than that of the row-column approaches based on fast 1D DCTs. The algorithm is implemented on a 100 MIPS 32-bit scalar RISC microprocessor V830 which has a MAC unit. The 8/spl times/8 DCT/IDCT for MPEG1 size (352/spl times/240) video with 30 frames/sec can be processed with 38.5 MIPS on V830.Keywords
This publication has 4 references indexed in Scilit:
- Practical fast 1-D DCT algorithms with 11 multiplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new generation 16-bit general purpose programmable DSP and its video rate applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-power, 32-bit RISC processor with signal processing capability and its multiply-adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast algorithms for the discrete cosine transformIEEE Transactions on Signal Processing, 1992