SWEC: a stepwise equivalent conductance timing simulator for CMOS VLSI circuits
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Event-EMU: an event driven timing simulator for MOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Piecewise approximate circuit simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An accurate and efficient delay model for CMOS gates in switch-level timing analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On network partitioning algorithm of large-scale CMOS circuitsIEEE Transactions on Circuits and Systems, 1989
- Relaxation-Based Electrical SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Time analysis of large-scale circuits containing one-way macromodelsIEEE Transactions on Circuits and Systems, 1982
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975