Power trends and performance characterization of 3-dimensional integration for future technology generations
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
3-D technology promises higher integration density and lower interconnection complexity and delay. At present, however, not much work on circuit applications has been done due to lack of insight into 3-D circuit architecture and performance. One of the purposes of realizing 3-D integration is to reduce the interconnect complexity and delay of 2-D, which are widely avowed as the barriers to the continued performance gain in the future technology generations. Therefore, in this paper, we present a stochastic 3-D interconnect model, study the impact of 3-D integration on circuit performance and power consumption. We show that 3-D structures effectively reduce the number of long delay nets, significantly reduce the number of repeaters, and dramatically improve the circuit performance. With 3-D integration, circuits can be clocked at frequencies much higher (double, even triple) than with 2-D. However, we also show that the impacts of vertical wires on chip area and interconnect delay can be limiting factors on the vertical integration of device layers; and that 3-D integration offers limited relief of power consumption.Keywords
This publication has 6 references indexed in Scilit:
- Stochastic wire-length and delay distributions of 3-dimensional circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiple Si layer ICsPublished by Association for Computing Machinery (ACM) ,2000
- Multiple layers of silicon-on-insulator for nanostructure devicesJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1999
- A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimationIEEE Transactions on Electron Devices, 1998
- Three dimensional metallization for vertically integrated circuitsMicroelectronic Engineering, 1997
- Three-dimensional stacked MOS transistors by localized silicon epitaxial overgrowthIEEE Transactions on Electron Devices, 1990