A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation

This publication has 10 references indexed in Scilit:

• Numerical Modeling of Electrical Resistance of Interconnections in High-Tech Multilayer PCBs Manufactured by Magnetron Sputtering Deposition of Copper
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2007
• A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation
  IEEE Transactions on Electron Devices, 1998
• Interconnect performance limits on gigascale integration (GSI)
  Materials Chemistry and Physics, 1995
• Low power microelectronics: retrospect and prospect
  Proceedings of the IEEE, 1995
• Low Power Digital CMOS Design
  Published by Springer Nature ,1995
• Performance trends in high-end processors
  Proceedings of the IEEE, 1995
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993
• Multilevel metal capacitance models for CAD design synthesis systems
  IEEE Electron Device Letters, 1992
• Wire Length Distribution for Placements of Computer Logic
  IBM Journal of Research and Development, 1981
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979