Object-oriented domain specific compilers for programming FPGAs
- 1 February 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 9 (1) , 205-210
- https://doi.org/10.1109/92.920835
Abstract
Simplifying the programming models is paramount to the success of reconfigurable computing with field programmable gate arrays (FPGAs). This paper presents a methodology to combine true object-oriented design of the compiler/CAD tool with an object-oriented hardware design methodology in C++. The resulting system provides all the benefits of object-oriented design to the compiler/CAD tool designer and to the hardware designer/programmer. The two examples for domain-specific compilers presented are BSAT and StReAm. Each domain-specific compiler is targeted at a very specific application domain, such as applications that accelerate Boolean satisfiability problems with BSAT, and applications which lend themselves for implementation as a stream architecture with StReAm. The key benefit of the presented domain specific compilers is a reduction of design time by orders of magnitude while keeping the optimal performance of hand-designed circuits.Keywords
This publication has 13 references indexed in Scilit:
- Hardware reuse at the behavioral levelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hardware software tri-design of encryption for mobile communication unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A bandwidth-efficient architecture for media processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accelerating Boolean satisfiability with configurable hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PAM-Blox: high performance FPGA design for adaptive computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mapping applications to the RaPiD configurable architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Markov Ciphers and Differential CryptanalysisPublished by Springer Nature ,2001
- Application of Reconfigurable CORDIC ArchitecturesJournal of Signal Processing Systems, 2000
- New scaled DCT algorithms for fused multiply/add architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Highly concurrent computing structures for matrix arithmetic and signal processingComputer, 1982