Hardware reuse at the behavioral level
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 784-789
- https://doi.org/10.1109/dac.1999.782127
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A VHDL reuse workbenchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stepwise refinement of behavioral VHDL specifications by separation of synchronization and functionalityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Object-oriented modelling of parallel hardware systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design methodologies for system level IPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- OOVHDL: object oriented VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reuse through genericity in SUAVEPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- C++ base classes for specification, simulation and partitioning of a hardware/software systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A programming environment for the design of complex high speed ASICsPublished by Association for Computing Machinery (ACM) ,1998
- Using a programming language for digital system designIEEE Design & Test of Computers, 1997
- Hardware/Software Communication and System Integration for Embedded ArchitecturesDesign Automation for Embedded Systems, 1997