DFSP: A Data Flow Signal Processor
- 1 January 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (1) , 23-33
- https://doi.org/10.1109/tc.1986.1676654
Abstract
The concept of data flow computing is applied to digital signal processing (DSP). A data flow signal processor (DFSP) architecture is presented. The principles of data flow computing are carefully considered in order to conform with the special properties of DSP. The bus oriented architecture is easily configured to meet various performance requirements. The DFSP architecture is most suitable for nonrecursive algorithms. Typical tasks of this nature are transforms and FIR filters. A simulation model of the DFSP architecture has been developed. Simulation results of two application examples are given.Keywords
This publication has 13 references indexed in Scilit:
- Optimum implementation of single time index signal flow graphs on synceronous multiprocessor machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Performance of an experimental data flow architecture for signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Execution control and memory management of a Data Flow Signal ProcessorPublished by Association for Computing Machinery (ACM) ,1983
- A data flow architecture with a paged memory systemACM SIGARCH Computer Architecture News, 1982
- The U-InterpreterComputer, 1982
- A Second Opinion on Data Flow Machines and LanguagesComputer, 1982
- Parallel and cascade microprocessor implementations for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- The allocation problem in distributed signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- Performance of a Simulated Dataflow ComputerIEEE Transactions on Computers, 1980
- A Data Flow MultiprocessorIEEE Transactions on Computers, 1977