On the Effective Bandwidth of Parallel Memories
- 1 May 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-26 (5) , 480-490
- https://doi.org/10.1109/tc.1977.1674865
Abstract
The object of this paper is to bring together several models of interleaved or parallel memory systems and to expose some of the underlying assumptions about the address streams in each model. We derive the performance for each model, either analytically or by simulation, and discuss why it yields better or worse performance than other models (e.g., because of dependencies in the address stream or hardware queues, etc.). We also show that the performance of a properly designed system can be a linear rather than a square root function of the number of memories and processors.Keywords
This publication has 12 references indexed in Scilit:
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- Activity in an Interleaved MemoryIEEE Transactions on Computers, 1975
- Anaysis of interleaved memory systems using blockage buffersCommunications of the ACM, 1975
- A note on a combinatorial problem of Burnett and CoffmanCommunications of the ACM, 1974
- A Combinatorial Problem Related to Interleaved Memory SystemsJournal of the ACM, 1973
- On the Bandwidth and Interference in Interleaved Memory SystemsIEEE Transactions on Computers, 1972
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971
- On the Performance of Interleaved Memories with Multiple-Word BandwidthsIEEE Transactions on Computers, 1971
- A study of interleaved memory systemsPublished by Association for Computing Machinery (ACM) ,1970
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967