An area model for on-chip memories and its application
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (2) , 98-106
- https://doi.org/10.1109/4.68123
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- A CMOS 32b microprocessor with on-chip cache and transmission lookahead bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 32b CMOS microprocessor with on-chip instruction and data caching and memory managementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 40 MHz 64-bit floating-point co-processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Intel's secret is outIEEE Spectrum, 1989
- The MIPS-X RISC MicroprocessorPublished by Springer Nature ,1989
- Performance trade-offs for microprocessor cache memoriesIEEE Micro, 1988
- A 40mhz 32b Cmos Microprocessor With Instruction CachePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- And Now a Case for More Complex Instruction SetsComputer, 1987
- A 32b CMOS single-chip RISC type processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Experimental evaluation of on-chip microprocessor cache memoriesPublished by Association for Computing Machinery (ACM) ,1984