Simultaneous routing and buffer insertion for high performance interconnect
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Dynamically-wiresized Elmore-based routing constructionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Buffer placement in distributed RC-tree networks for minimal Elmore delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast algorithm for performance-oriented Steiner routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-performance routing trees with identified critical sinksPublished by Association for Computing Machinery (ACM) ,1993
- Performance-driven interconnect design based on distributed RC delay modelPublished by Association for Computing Machinery (ACM) ,1993
- Routability-driven fanout optimizationPublished by Association for Computing Machinery (ACM) ,1993
- On Steiner Minimal Trees with Rectilinear DistanceSIAM Journal on Applied Mathematics, 1976
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948