An ASIC macro cell multiplier for complex numbers
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 589-593
- https://doi.org/10.1109/edac.1993.386411
Abstract
An architecture for ASIC macro cell implementing a complex number multiplier with applications in a digital signal processing ASIC chip is described. The complex numbers are packed into one 32-bit word. The design is unique and combines shared Booth encoding for the real and imaginary parts including only one combined modified Wallace tree. The regular Wallace tree and the tree of 4:2 adders for the complex multiplier implementation are compared. The authors took advantage of 4:2 adders in implementing the combined bit compression tree for each part. This design resulted in a more compact wiring structure and balanced delays resulting in faster multiplier circuit. The number of adders was also decreased.Keywords
This publication has 10 references indexed in Scilit:
- Generation of high speed CMOS multiplier-accumulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI chip architecture for real-time ambiguity function computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technologyIEEE Journal of Solid-State Circuits, 1991
- A 50-MHz CMOS geometrical mapping processorIEEE Transactions on Circuits and Systems, 1989
- SPIM: a pipelined 64*64-bit iterative multiplierIEEE Journal of Solid-State Circuits, 1989
- On implementing addition in VLSI technologyJournal of Parallel and Distributed Computing, 1988
- Some optimal schemes for ALU implementation in VLSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Compact High-Speed Parallel Multiplication SchemeIEEE Transactions on Computers, 1977
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959