Pearl: a CMOS timing analyzer
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Timing Analysis and Performance Improvement of MOS VLSI DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Derivation of Signal Flow Direction in MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- CAD Programming in an Object Oriented Programming EnvironmentPublished by Springer Nature ,1987
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Timing Verification and the Timing Analysis programPublished by Association for Computing Machinery (ACM) ,1982
- Timing verification system based on delay time hierarchical naturePublished by Association for Computing Machinery (ACM) ,1982
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981