ASP: a cost-effective parallel microcomputer
- 1 October 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 8 (5) , 10-29
- https://doi.org/10.1109/40.87518
Abstract
The author presents ASP architecture, which offers cost-effective support of a wide range of numerical and nonnumerical computing applications, using state-of-the-art microelectronic technology to achieve processor packing densities that are more usually associated with memory components, ASP is designed to benefit from the inevitable VLSI-to-ULSI-to-WSI (very large, ultra large, and wafer-scale integration) technological trend, with a fully integrated, simply scalable, and defect/fault-tolerant processor interconnection strategy. The author discusses the architectural philosophy, structural organization, operational principles, and VLSI/ULSI/WSI implementation of ASP and indicates its cost-performance potential. ASP microcomputers have the potential to achieve cost-performance targets in the range of 100 to 1000 MOPS (million operations per second) per $1000. This gives ASPs an advantage of two to three orders of magnitude over current parallel computer architectures.Keywords
This publication has 6 references indexed in Scilit:
- The Connection MachinePublished by Springer Nature ,2007
- The ASP, a fault tolerant VLSI/ULSI/WSI associative string processor for cost-effective systolic processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 256-element associative parallel processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- VLSI and WSI associative string processors for structured data processingIEE Proceedings E Computers and Digital Techniques, 1986
- SCAPE: a single-chip array processing element for signal and image processingIEE Proceedings E Computers and Digital Techniques, 1986
- VLSI and WSI Associative String Processors for cost-effective Parallel ProcessingThe Computer Journal, 1986