SiGe BiCMOS for Analog, High-Speed Digital and Millimetre-Wave Applications Beyond 50 GHz
- 1 October 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 42 (10889299) , 1-8
- https://doi.org/10.1109/bipol.2006.311161
Abstract
This paper explores the application of SiGe BiCMOS technology to mm-wave transceiver with analog and digital signal processing. A review of 10 - 80Gb/s SERDES performance across 3 SiGe BiCMOS and CMOS technology nodes reveals remarkable similarities with digital CMOS IC scaling and points to the benefits of a SiGe BiCMOS roadmap. Examples of 40-Gb/s equalizers, track-and-hold amplifiers and ADCs with mm-wave sampling clocks are provided, along with GHz-range opamp filters and 65-GHz wireless transceivers. Automotive radar and imaging applications in the 80 -100 GHz range are also briefly discussedKeywords
This publication has 17 references indexed in Scilit:
- Low-Power, Low-Phase Noise SiGe HBT Static Frequency Divider Topologies up to 100 GHzPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 40-Gb/s Decision Circuit in 90-nm CMOSESSCIRC 2007 - 33rd European Solid-State Circuits Conference, 2006
- 60-GHz PA and LNA in 90-nm RF-CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- 1 GHz opamp-based bandpass filterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logicIEEE Journal of Solid-State Circuits, 2005
- SiGe BiCMOS 65-GHz BPSK transmitter and 30 to 122 GHz LC-varactor VCOs with up to 21% tuning rangePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Design methodology and applications of SiGe BiCMOS cascode opamps with up to 37-GHz unity gain bandwidthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- STS-768 multiplexer with full-rate output data retimer in InP HBTIEEE Journal of Solid-State Circuits, 2003
- Circuits and technologies for highly integrated optical networking ICs at 10 Gb/s to 40 Gb/sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier designIEEE Journal of Solid-State Circuits, 1997