A 40-GHz static frequency divider with quadrature outputs in 80-nm CMOS
- 25 September 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Microwave and Wireless Components Letters
- Vol. 16 (10) , 564-566
- https://doi.org/10.1109/lmwc.2006.882382
Abstract
The implemented static frequency divider provides quadrature (Q) clock outputs and divides frequencies up to 44GHz. The core divider circuit consists of two current-mode logic (CML) latches and consumes 3.2mW from a 1.1-V supply. The divided outputs result in a peak-to-peak and rms jitter of 6.3 and 0.8ps, respectively, and the maximum phase mismatch between the in-phase (I) and Q-outputs amounts to 1ps at an input frequency of 40GHz. The high division frequency is achieved by employing resistive loads, inductive peaking, and optimizing the circuit layout for reduced parasitic capacitances in the latches. The core divider consumes a chip area of 30mumtimes40mum onlyKeywords
This publication has 5 references indexed in Scilit:
- A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk CMOSIEEE Microwave and Wireless Components Letters, 2005
- A 15-GHz broad-band /spl divide/2 frequency divider in 0.13-/spl mu/m CMOS for quadrature generationIEEE Microwave and Wireless Components Letters, 2005
- 40 Gbit/s limiting output buffer in 80 nm CMOSElectronics Letters, 2005
- A power-efficient 33 GHz 2:1 static frequency divider in 0.12-μm SOI CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bandwidth extension in CMOS with optimized on-chip inductorsIEEE Journal of Solid-State Circuits, 2000