Adding instruction cache effect to schedulability analysis of preemptive real-time systems

This publication has 12 references indexed in Scilit:

• Process dependent static cache partitioning for real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Real-time is no longer a small specialized niche
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The impact of extrinsic cache performance on predictability of real-time systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• STRESS: A simulator for hard real‐time systems
  Software: Practice and Experience, 1994
• Bounding worst-case instruction cache performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• Hartstone Uniprocessor Benchmark: Definitions and experiments for real-time systems
  Real-Time Systems, 1992
• Real-time scheduling theory and Ada
  Computer, 1990
• Priority inheritance protocols: an approach to real-time synchronization
  IEEE Transactions on Computers, 1990
• Finding Response Times in a Real-Time System
  The Computer Journal, 1986
• Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
  Journal of the ACM, 1973