A 0.25 μm CMOS SOI technology and its application to 4 Mb SRAM
- 23 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- History dependence of non-fully depleted (NFD) digital SOI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Measurement of SOI MOSFET I-V characteristics without self-heatingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transient pass-transistor leakage current in SOI MOSFET'sIEEE Electron Device Letters, 1997
- A room temperature 0.1 μm CMOS on SOIIEEE Transactions on Electron Devices, 1994